



US005506801A

# United States Patent [19]

Tawel

[11] Patent Number: 5,506,801  
 [45] Date of Patent: Apr. 9, 1996

[54] HIGH-PERFORMANCE ULTRA-LOW POWER VLSI ANALOG PROCESSOR FOR DATA COMPRESSION

[75] Inventor: Raoul Tawel, Glendale, Calif.

[73] Assignee: California Institute of Technology, Pasadena, Calif.

[21] Appl. No.: 196,295

[22] Filed: Feb. 14, 1994

[51] Int. Cl. 6 G06G 7/00

[52] U.S. Cl. 364/807

[58] Field of Search 364/807, 602

## [56] References Cited

### U.S. PATENT DOCUMENTS

5,115,492	5/1992	Engeler	364/602
5,140,531	8/1992	Engeler	364/602
5,220,642	6/1993	Takahashi et al.	364/807
5,353,383	10/1994	Uchimura et al.	364/807

### OTHER PUBLICATIONS

J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-Take-All Networks of O(N) complexity," Caltech Computer Science publication CS-TR-88-21, 1988.

R. M. Gray, "Vector Quantization", IEEE ASSP Magazine, April 1984, pp. 4-29.

Y. Linde, A. Buzo, and R. M. Gray, "An Algorithm for Vector Quantizer Design", IEEE Trans. on Commun., vol. COM-28, No. 1 Jan. 1980, pp. 84-95.

T. Delbruck, "Bump' Circuits for Computing Similarity and Dis-similarity of Analog Voltages," Proceedings of the International Neural Network Society, Seattle, Washington, 1991.

W. H. Equitz, "A New Vector Quantization Clustering Algorithm", IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-37, pp. 1568-1575, 1989.

C. Mead, "Analog VLSI and Neural Systems," Addison Wesley, Reading, Massachusetts, 1989, Chapter 6.


Primary Examiner—Tan V. Mai



Attorney, Agent, or Firm—Michael L. Keller; Michaelson & Wallace

## [57] ABSTRACT

An apparatus for data compression employing a parallel analog processor. The apparatus includes an array of processor cells with N columns and M rows wherein the processor cells have an input device, memory device, and processor device. The input device is used for inputting a series of input vectors. Each input vector is simultaneously input into each column of the array of processor cells in a pre-determined sequential order. An input vector is made up of M components, ones of which are input into ones of M processor cells making up a column of the array. The memory device is used for providing ones of M components of a codebook vector to ones of the processor cells making up a column of the array. A different codebook vector is provided to each of the N columns of the array. The processor device is used for simultaneously comparing the components of each input vector to corresponding components of each codebook vector, and for outputting a signal representative of the closeness between the compared vector components. A combination device is used to combine the signal output from each processor cell in each column of the array and to output a combined signal. A closeness determination device is then used for determining which codebook vector is closest to an input vector from the combined signals, and for outputting a codebook vector index indicating which of the N codebook vectors was the closest to each input vector into the array.

20 Claims, 7 Drawing Sheets








FIG. 3




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B




FIG. 7




FIG. 8

FIG. 10





FIG. 9



# HIGH-PERFORMANCE ULTRA-LOW POWER VLSI ANALOG PROCESSOR FOR DATA COMPRESSION

## ORIGIN OF THE INVENTION

The invention described herein was made in the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the contractor has elected to retain title.

## BACKGROUND OF THE INVENTION

### 1. Technical Field

The invention relates to an apparatus for data compression, and more particularly, to such an apparatus employing a parallel analog processor.

### 2. Background Art

Data compression is the art of packing data. It is the process of transforming a body of data to a smaller representation from which the original or some approximation to the original can be retrieved at a later time. Most data sources contain redundancy like symbol distribution, pattern repetition, and positional redundancy. It is the role of the data compression algorithm to encode the data to reduce this built-in redundancy.

There are two kinds of data compression: lossless compression and lossy compression. Lossless compression guarantees that the data that is to be compressed and then subsequently decompressed, is identical to the original. Lossless data compression can be applied to any type of data. In practice, however, it is most common for textual data such as text, programming languages, object codes, data base information, numerical data, electronic mail etc., where it is important to preserve the original content exactly. Lossy data compression, on the other hand, allows the decompressed data to differ from the original data as long as the decompressed data can satisfy some fidelity criterion. For example, with image compression, it may suffice to have an image that subjectively looks to the human eye as good as the original. Likewise, in the case of compression of audio signals, it may suffice to have a reconstructed signal that merely sounds as good as the original to a user, rather than being an exact reproduction.

Data compression has not been a standard feature in most communication/storage systems for the following reasons: Compression increases the software and/or hardware cost; it is difficult to incorporate into high data rate systems (>10 Mb/s); most compression techniques are not flexible enough to process different types of data; and blocks of compressed data with unpredictable lengths present space allocation problems. These obstacles are becoming less significant today due to the recent advances in algorithm development, high-speed VLSI technology, and packet switching communications. Data compression, in certain restricted applications, is now a feasible option for those communication or storage systems for which communication bandwidth and/or storage capacity are at a premium.

Of the numerous algorithms present in image coding, vector quantization has been used as a source coding technique for both speech and images. It essentially maps a sequence of continuous or discrete vectors into a digital sequence suitable for communication over a digital channel or storage in a digital medium. The goal is to reduce the volume of the data for transmission over a digital channel and also for archiving to a digital storage medium, while

preserving the required fidelity of the data. This is particularly important to many present and future communication systems, as the volume of speech and image data in the foreseeable future would become prohibitively large for many communication links or storage devices. A major obstacle preventing the widespread use of such compression algorithms, is the large computational burden associated with the coding of such images. It has been shown that a well-designed vector quantization scheme can provide high compression ratio with good reconstructed quality. Insofar lies the motivation for this work.

Unlike scalar quantization where the actual coding of continuous or discrete samples into discrete quantities is done on single samples, the input data of a vector quantization encoder are multi-dimensional blocks of data (input vectors). Therefore, in image coding, raw pixels are grouped together as input vectors for post-processing by the encoder, as seen in FIG. 1. Without loss of generality, we shall refer to gray scale images. However, as will be apparent to those skilled in the art, compression of color images is readily dealt with by extension. In FIG. 1, a fraction of a gray scale image is shown with a block of pixels highlighted. In this case the dimensionality of the pixel block is 4x4, which is a typical value for vector quantization. In the pre-processing stage, the intensity values corresponding to the pixels in this 4x4 block are raster scanned into a 16 element vector for post-processing by the encoder. An important technique in vector quantization is the training of the codebook prior to transmission. Extensive preprocessing is performed on sample source data to construct the codebook which will be used in the compression session. The classical codebook training scheme is the Lloyd-Buzo-Gray (LBG) algorithm, which is a generalized k- mean clustering algorithm. There are various other means for generating a codebook with lower complexity. These include codeword merging and codeword splitting algorithms. These algorithms trade off lower rate-distortion performance for faster code book generation. The encoder and decoder must first agree on the same codebook before data transmission. The closeness between an input vector and a codeword in the codebook is measured by an appropriate distortion function. During the compression session distortions between an input vector and codewords in the codebook are evaluated. The codeword closest to the input vector is chosen as the quantization vector to represent the input vector. The index of this chosen codeword is then transmitted through the channel. Compression is achieved since fewer bits are used to represent the codeword index than the quantized input data. The decoder receives the codeword index, and reconstructs the transmitted data using the pre-selected codebook.

The vector quantization algorithm which provides the foundation for the VLSI based hardware solution associated with the present invention will now be discussed. Consider a k- dimensional VQ encoder. The source image, say from an image data file or directly from a CCD array, is to be divided up into non-overlapping squares of p\*p pixels. The pixel intensities for the block are subsequently put into a raster scan order, i.e. a k-dimensional input vector given by

$$\vec{x} = (x_1, x_2, \dots, x_k) \quad (1)$$

where k=p\*p. The vector quantization encoder has an associated codebook C consisting of N precomputed codewords words given by:

$$C = C^{(1)}, C^{(2)}, \dots, C^{(N)} \quad (2)$$

In practice, N is some power of 2, ranging typically from 128 to 256 or even 512 vectors for a large codebook with lots of detail. The N codewords are of course k- dimensional, i.e.

$$C^{(i)} = C_k^{(i)}, C_k^{(i)}, \dots, C_k^{(i)} \quad (3)$$

For an input vector  $\vec{x}$ , the encoder determines that codebook element  $C^{(m)}$  such that

$$d(X, C^{(m)}) \leq d(X, C^{(n)}) \quad (4)$$

for  $1 \leq n \leq N$ . The function  $d(X, C^{(m)})$  is a distance metric, and the algorithmic goal is to find that codeword in the  $K$  dimensional space that is "closest" to the input vector. A common choice of the metric is the Euclidean distance metric, as given by

$$d(X, C^{(m)}) = \frac{1}{K} \sum_{k=1}^K (x_k - c_k)^2 \quad (5)$$

A more intuitive description of the problem is the following: For a  $k$  dimensional input vector consisting of bounded positive real-values and for a codebook consisting of  $N$  codewords, then the state space of the system is a  $k$  dimensional space populated by  $N$  unique vectors. The case for  $k=3$  and  $N=6$  is shown in FIG. 2. for illustrative purposes. The six stored codebook vectors are represented as filled points with indices  $C^{(i)}$  in the 3 dimensional space. The input vector requiring classification is shown as the open point with index  $X$ . The role of the vector quantization encoder is to therefore select the physically closest codebook vector  $C^{(i)}$  in the available space to the input vector  $X$ . The placement or selection of the locations of the codebook vectors is a part of the preprocessing stage and is outside the scope of this invention.

Once the encoder has determined the closest codeword for the given input kernel, all that remains is to either store or transmit the index  $m$  of the winning codeword. For a codebook consisting of  $N$  codewords, we require  $\log_2 N$  bits. On the receiving end, the decoder's job is to replace the index  $m$  by  $C^{(m)}$ . Therefore, the coder achieves a compression ratio of

$$\frac{Ks}{\log_2 N} \quad (6)$$

where  $s$  is the number of bits per pixel. As an example, for an 8 bit/pixel gray scale image with a codebook size of 256 codewords, and using 16 dimensional kernels we achieve a compression ratio of 16.

In terms of the raw number of basic arithmetic operations (i.e. additions, multiplications, etc . . . ) required for each kernel classification, vector quantization is a very expensive algorithm to implement on a digital computer. There exist, however, techniques for pruning these prohibitive computational costs, but to date no such technique has lead to pseudo real-time image coding, hence the popularity of alternative coding schemes. Yet this very same repetitiveness of computations is indicative that the kernel classification task can be parallelized.

It is, therefore, an objective of the present invention to demonstrate how such a parallelization of the vector quantization algorithm was achieved.

In addition, it is another objective of the present invention to demonstrate how the parallelization of the vector quantization algorithm can be embodied in VLSI hardware.

#### SUMMARY OF THE DISCLOSURE

The foregoing problems are overcome in an apparatus for data compression employing a parallel analog processor. The apparatus includes an array of processor cells with  $N$  columns and  $M$  rows wherein the processor cells have an

input device, memory device, and processor device. The input device is used for inputting a series of input vectors wherein each input vector in the series can represent a non-overlapped grouping of pixels of an image to be compressed. Each input vector is simultaneously input into each column of the array of processor cells in a pre-determined sequential order. An input vector is made up of  $M$  components, ones of which are input into ones of  $M$  processor cells making up a column of the array. In the case where an image is being compressed, each one of the input vector components represents an intensity of a particular pixel in the aforementioned grouping. The memory device is used for providing ones of  $M$  components of a codebook vector to ones of the processor cells making up a column of the array, such that a different such codebook vector is provided to each of the  $N$  columns of the array. The components of the codebook vector represent predetermined pixel intensities, if an image is being compressed. The processor device is used for simultaneously comparing the components of each input vector, whenever inputted, to corresponding components of each codebook vector in the respective columns of the array, and for outputting a signal representative of the closeness between the compared vector components.

The apparatus for data compression also includes a combination device and a closeness determination device. The combination device is used for combining the signal output from each processor cell in each column of the array and for outputting a combined signal for each column of the array. The closeness determination device is used for determining which codebook vector is closest to an input vector from the combined signals output by the combination device, and for outputting a codebook vector index indicating which of the  $N$  codebook vectors was the closest to the input vector for each input vector input into the array.

In a preferred embodiment of the present invention, the apparatus for data compression incorporates the capability to change the value of the codebook vector component provided by the memory device in each processor cell. This capability is realized by the addition of an array address generator device, library device, column and row decoder devices, and an access device. The array address generator device is used for outputting a series of array addresses wherein the series is made up of the array addresses of every processor cell in the array listed only once, and wherein the series is constantly repeated. The library device is used for storing the value of each codebook vector component for all the  $N$  codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component, and for outputting the value of the codebook vector component corresponding to each array address received from the array address generator device. The column and row decoder devices are used for exclusively accessing the processor cell residing at an array address received from the array address generator device. And finally, the access device, which is disposed in each processor cell, is used for allowing the processor cell to be accessed by the column and row decoder device, such that a value of a codebook vector component received from the library device can be impressed on the memory device.

It is also preferred that the library device for storing the value of each codebook vector component for the  $N$  codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component, further include a device for storing a plurality of  $N$  codebook vector sets such that a particular set of  $N$  codebook vectors whose associated components values are to be outputted can be selected in one of two ways. Either

by a user, or automatically, in accordance with a predetermined selection criteria.

The preferred embodiment of the present invention, when used for image compression, further employs a voltage level proportional to the pixel intensity to represent the values of the components of the input and codebook vectors. To this end the memory device includes a capacitor for storing a voltage level representing the pixel intensity of the codebook vector component associated with the processor cell. In addition, the processor device includes a distance metric operation circuit for computing the degree of similarity between two voltages and outputting a current that becomes relatively large whenever the two voltages are very close together and substantially falls off the more dissimilar the two voltages are from each other. This provides a current which is indicative of the closeness of the two voltages representing the values of the components of the input and codebook vectors. The combination device can, therefore, be made by connecting the individual outputs of each processor cell in each column of processor cells to a single output line. The individual currents output from each processor cell in the column will combine, and so provide an indication of the closeness of the overall input vector to the codebook vector impressed on that column of processor cells. Because of this, the closeness determination device can include a winner-take-all circuit. This circuit determines which of the columns exhibits the highest current. The index of the codebook vector impressed on the "winning" column is then output.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, aspects, and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings where:

FIG. 1 is a diagram showing a pre-processing stage where pixel intensities in non-overlapping kernels from the original image are rearranged in vector form for post-processing by the vector quantization encoder.

FIG. 2 is a diagram showing a positive real valued state space for the illustrative case of M=3. It shows locations of six precomputed codebook vectors  $C^{(j)}$  along with a sample input vector  $x$ . In the example  $x$  is closest to  $C^{(3)}$ .

FIG. 3 is a diagram of a parallel architecture for the vector quantization encoder. Codebook vectors now occupy columns in the array structure, and input kernel vectors are broadcast simultaneously to all cells for computation.

FIG. 4 is a simplified schematic of a circuit for the vector quantization encoder of FIG. 3. It includes (volatile) storage of codebook vectors as analog voltages on capacitors.

FIG. 5 is a simplified schematic of a circuit for the computational cells of FIG. 4. It includes a digital control logic circuit (upper circuit) and a "bump" comparator circuit (lower circuit).

FIG. 6a is a graph showing a linear plot of the bell shaped response of the "bump" circuit.

FIG. 6b is a graph showing a log/linear plot of the bell shaped response of the "bump" circuit.

FIG. 7 is a graph showing a plot of the output current from the "bump" circuit as a function of time. The capacitor was initially charged to 4.04 V and disconnected from the outside world at  $t=0^+$ . The plot is indicative of charge leakage from the capacitor.

FIG. 8 is a graph showing a logarithmic plot of the intercell variation of peak current due to process variation.

FIG. 9 is a diagram of a one dimensional encoder.

FIG. 10 is a diagram showing the positive real valued state space for the illustrative case of M=3 showing bubble regions surrounding codebook vectors.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The computational schematic for the parallel implementation of the vector quantization algorithm is shown in FIG. 3. It was required a priori that each kernel be compared to all stored codebook vectors in parallel (i.e. simultaneously). For an N size codebook, this would lead to an automatic speedup of the encoding task by a factor of N. Secondly, for each of the N such input-vector/codebook-vector comparisons, further speed improvements can be obtained by performing the distance metric operation across the M vector components in a fully parallel fashion. This entails calculating all M quantities of the metric operation  $f(x_k - c_k)$  simultaneously and summing the result as the quantity  $d(X, C^{(k)})$ . For the Euclidean metric the function  $f$  is the squaring function. This would lead to an additional speed-up by a factor of M. This formalism is shown schematically in FIG. 3, where each codebook vector now occupies a column in the array structure 100 shown. Each column consists of M computational cells 102. The codebook vector components  $C_k^{(j)}$  form one of two inputs to the computational cell. The other input is the corresponding component of the incoming kernel vector  $x^i$ .

In actual practice N is some power of 2, say 256 or 512 codevectors for a good sized codebook. Each vector in the codebook is of dimension M, and one finds vectors of length 4, 9, 16 and 25. Recall that the length of a code vector is governed by the size of the pixel block requiring classification in the raw image. The computational schematic in FIG. 3 now provides us with the mechanism by which images may be encoded. The image to be compressed is partitioned into a sequence of nonoverlapping input kernels. The pixel intensities in each such kernel become the vector components of the input vector  $\vec{x}$  which is applied to the vector quantization encoder processor, as seen by the quantities  $x^M$ . The array of cells 100 compute the metric operation as defined by  $f$ , and provide an output proportional to the distance between the vector components. A subsequent comparison of the M quantities  $d(X, C^{(m)})$  points to the winning codebook vector. The address of this vector is the quantity required from the encoder. It should be noted that the parallelization of the vector quantization architecture has lead to an automatic speed-up of the encoding task by a factor of  $N \cdot M$ . For our example of a 256 element codebook with a kernel of dimension 16, this is a speed-up factor of 4096 over a serial implementation. Up to this point, no reference being made as to the medium for the implementation. All the above holds true for a  $N \cdot M$  node Connection Machine or a  $N \cdot M$  analog CMOS application specific processor.

FIG. 4 is a preferred embodiment of the present invention and provides a practical electronic implementation of the computational paradigm described above. The array of computational cells 202 are identical to one another. Each computational cell 202 receives two scalar quantities and provides as an output a single scalar quantity. Exploiting the physics of the medium, input quantities 204 are voltages that can readily be broadcast across multiple cells 202. One such voltage,  $V_{in}^i$  represents an incoming kernel pixel intensity, and as such, identical quantities need to be broadcast across

all corresponding columns (codebook patterns). The second input 206 corresponds to a programming voltage line required to impress an externally controlled voltage on the built-in capacitors 208 in each cell. These capacitors provide for volatile) storage of the static/or time invariant) codebook vector components required for the computation. It should be recognized, that although capacitors are preferred, other devices capable of storing a voltage level could be employed. The second input 206 is supplied from a library 210 which stores the value of each codebook vector component for all the N codebook vectors and a corresponding array address of the computational cell 202 associated with a particular codebook vector component. It is also noted that the library 210 preferably has the capability to store more than one set of N codebook vectors, thereby allowing a user to choose which set to employ in the array. Alternately, the set to be employed could be chosen automatically via a predetermined selection criteria appropriate for the type of data being compressed. The library 210 outputs a signal having a voltage level consistent with the codebook vector component associated with an array address received from an array address generator 212. The array address generator 212 continuously repeats a series of array addresses where the series is made up of the address of each computational cell 202 in the array. In this way, the voltage level associated with each codebook vector component is impressed on the appropriate capacitor 208, and refreshed each time the series of addresses is repeated. The output of the library 210 is connected to every computational cell 202 in the array. To ensure the proper voltage is impressed on the capacitor 208 in each computational cell 202, each cell 202 has an access circuit 214. The access circuit 214 is connected to both a column decoder 216 and a row decoder 218. The column decoder 216 receives a column designation from the array address generator 212, and provides an activation signal to the access circuit 214 of each computational cell 202 in the designated column. Simultaneously, the row decoder 218 receives a row designation from the array address generator 212, and provides an activation signal to the access circuit 214 of each computational cell 202 in the designated row. The access circuit 214 of the computational cell 202 receiving both a column and row activation signal allows the signal from the library 210 to access the capacitor 208 and impress a voltage thereon. As described above, the voltage impressed will correspond to the codebook vector component associated with the address of the accessed cell 202. In this way the capacitors 208 of each computational cell 202 in the array are programmed to their preselected codebook values and subsequently refreshed during each cycle of the array address generator 212. The just-described library 210, array address generator 212, and column and row decoders 216, 218 can be implemented in any number of well known ways. For instance, a microprocessor could be programmed to perform these functions. However, as these elements do not make up novel aspects of the present and are achievable in well known ways, no detailed description is provided herein. The output, of the computational cell 202 is to a single line 220 on which a uni-directional current is broadcast. Summation of current contributions from cells along a given column is therefore achieved on a single wire 220. The specific role of the function block  $f$  222 within these computational cells 202 is to perform the distance metric operation between the two input scalar quantities 204, 206 as denoted by  $V_{cap}^{ij}$ , and  $V_{in}^{ij}$ , (these being the  $j^{th}$  elements of the  $i^{th}$  code vector and the  $j^{th}$  component of the input kernel, respectively). The output of each such computational cell 202 is a quantity proportional to the disparity between

5 these two values. In our implementation, we chose the “bump” distance metric function  $f$ . This function computes the similarity between two voltages. The similarity output of this circuit is a current that becomes very large when the input voltages are very close together and falls off quasi-exponentially as the voltages are made more dissimilar. This functionality allows us to use a well known Winner-Take-All (WTA) module block 224 to determine the closest matching codebook vector. An example of this well known circuit is described in J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, “Winner-Take-All Networks of O(N)Complexity,” Caltech Computer Science publication CS-TR-88-21. Of course, as those skilled in the art will appreciate, many other comparison circuits are available which could be employed instead of the aforementioned “bump” circuit. For instance, a circuit implementing an absolute value or least squares approach could be used. A comparison circuit whose output decreases the closer the inputs are to each other could even be employed. Although in that case a “Loser-Take-All” circuit would have to be utilized to determine which codebook vector the input vector is closest too.

6 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790 795 800 805 810 815 820 825 830 835 840 845 850 855 860 865 870 875 880 885 890 895 900 905 910 915 920 925 930 935 940 945 950 955 960 965 970 975 980 985 990 995 1000 1005 1010 1015 1020 1025 1030 1035 1040 1045 1050 1055 1060 1065 1070 1075 1080 1085 1090 1095 1100 1105 1110 1115 1120 1125 1130 1135 1140 1145 1150 1155 1160 1165 1170 1175 1180 1185 1190 1195 1200 1205 1210 1215 1220 1225 1230 1235 1240 1245 1250 1255 1260 1265 1270 1275 1280 1285 1290 1295 1300 1305 1310 1315 1320 1325 1330 1335 1340 1345 1350 1355 1360 1365 1370 1375 1380 1385 1390 1395 1400 1405 1410 1415 1420 1425 1430 1435 1440 1445 1450 1455 1460 1465 1470 1475 1480 1485 1490 1495 1500 1505 1510 1515 1520 1525 1530 1535 1540 1545 1550 1555 1560 1565 1570 1575 1580 1585 1590 1595 1600 1605 1610 1615 1620 1625 1630 1635 1640 1645 1650 1655 1660 1665 1670 1675 1680 1685 1690 1695 1700 1705 1710 1715 1720 1725 1730 1735 1740 1745 1750 1755 1760 1765 1770 1775 1780 1785 1790 1795 1800 1805 1810 1815 1820 1825 1830 1835 1840 1845 1850 1855 1860 1865 1870 1875 1880 1885 1890 1895 1900 1905 1910 1915 1920 1925 1930 1935 1940 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 2045 2050 2055 2060 2065 2070 2075 2080 2085 2090 2095 2100 2105 2110 2115 2120 2125 2130 2135 2140 2145 2150 2155 2160 2165 2170 2175 2180 2185 2190 2195 2200 2205 2210 2215 2220 2225 2230 2235 2240 2245 2250 2255 2260 2265 2270 2275 2280 2285 2290 2295 2300 2305 2310 2315 2320 2325 2330 2335 2340 2345 2350 2355 2360 2365 2370 2375 2380 2385 2390 2395 2400 2405 2410 2415 2420 2425 2430 2435 2440 2445 2450 2455 2460 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 2520 2525 2530 2535 2540 2545 2550 2555 2560 2565 2570 2575 2580 2585 2590 2595 2600 2605 2610 2615 2620 2625 2630 2635 2640 2645 2650 2655 2660 2665 2670 2675 2680 2685 2690 2695 2700 2705 2710 2715 2720 2725 2730 2735 2740 2745 2750 2755 2760 2765 2770 2775 2780 2785 2790 2795 2800 2805 2810 2815 2820 2825 2830 2835 2840 2845 2850 2855 2860 2865 2870 2875 2880 2885 2890 2895 2900 2905 2910 2915 2920 2925 2930 2935 2940 2945 2950 2955 2960 2965 2970 2975 2980 2985 2990 2995 3000 3005 3010 3015 3020 3025 3030 3035 3040 3045 3050 3055 3060 3065 3070 3075 3080 3085 3090 3095 3100 3105 3110 3115 3120 3125 3130 3135 3140 3145 3150 3155 3160 3165 3170 3175 3180 3185 3190 3195 3200 3205 3210 3215 3220 3225 3230 3235 3240 3245 3250 3255 3260 3265 3270 3275 3280 3285 3290 3295 3300 3305 3310 3315 3320 3325 3330 3335 3340 3345 3350 3355 3360 3365 3370 3375 3380 3385 3390 3395 3400 3405 3410 3415 3420 3425 3430 3435 3440 3445 3450 3455 3460 3465 3470 3475 3480 3485 3490 3495 3500 3505 3510 3515 3520 3525 3530 3535 3540 3545 3550 3555 3560 3565 3570 3575 3580 3585 3590 3595 3600 3605 3610 3615 3620 3625 3630 3635 3640 3645 3650 3655 3660 3665 3670 3675 3680 3685 3690 3695 3700 3705 3710 3715 3720 3725 3730 3735 3740 3745 3750 3755 3760 3765 3770 3775 3780 3785 3790 3795 3800 3805 3810 3815 3820 3825 3830 3835 3840 3845 3850 3855 3860 3865 3870 3875 3880 3885 3890 3895 3900 3905 3910 3915 3920 3925 3930 3935 3940 3945 3950 3955 3960 3965 3970 3975 3980 3985 3990 3995 4000 4005 4010 4015 4020 4025 4030 4035 4040 4045 4050 4055 4060 4065 4070 4075 4080 4085 4090 4095 4100 4105 4110 4115 4120 4125 4130 4135 4140 4145 4150 4155 4160 4165 4170 4175 4180 4185 4190 4195 4200 4205 4210 4215 4220 4225 4230 4235 4240 4245 4250 4255 4260 4265 4270 4275 4280 4285 4290 4295 4300 4305 4310 4315 4320 4325 4330 4335 4340 4345 4350 4355 4360 4365 4370 4375 4380 4385 4390 4395 4400 4405 4410 4415 4420 4425 4430 4435 4440 4445 4450 4455 4460 4465 4470 4475 4480 4485 4490 4495 4500 4505 4510 4515 4520 4525 4530 4535 4540 4545 4550 4555 4560 4565 4570 4575 4580 4585 4590 4595 4600 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 4655 4660 4665 4670 4675 4680 4685 4690 4695 4700 4705 4710 4715 4720 4725 4730 4735 4740 4745 4750 4755 4760 4765 4770 4775 4780 4785 4790 4795 4800 4805 4810 4815 4820 4825 4830 4835 4840 4845 4850 4855 4860 4865 4870 4875 4880 4885 4890 4895 4900 4905 4910 4915 4920 4925 4930 4935 4940 4945 4950 4955 4960 4965 4970 4975 4980 4985 4990 4995 5000 5005 5010 5015 5020 5025 5030 5035 5040 5045 5050 5055 5060 5065 5070 5075 5080 5085 5090 5095 5100 5105 5110 5115 5120 5125 5130 5135 5140 5145 5150 5155 5160 5165 5170 5175 5180 5185 5190 5195 5200 5205 5210 5215 5220 5225 5230 5235 5240 5245 5250 5255 5260 5265 5270 5275 5280 5285 5290 5295 5300 5305 5310 5315 5320 5325 5330 5335 5340 5345 5350 5355 5360 5365 5370 5375 5380 5385 5390 5395 5400 5405 5410 5415 5420 5425 5430 5435 5440 5445 5450 5455 5460 5465 5470 5475 5480 5485 5490 5495 5500 5505 5510 5515 5520 5525 5530 5535 5540 5545 5550 5555 5560 5565 5570 5575 5580 5585 5590 5595 5600 5605 5610 5615 5620 5625 5630 5635 5640 5645 5650 5655 5660 5665 5670 5675 5680 5685 5690 5695 5700 5705 5710 5715 5720 5725 5730 5735 5740 5745 5750 5755 5760 5765 5770 5775 5780 5785 5790 5795 5800 5805 5810 5815 5820 5825 5830 5835 5840 5845 5850 5855 5860 5865 5870 5875 5880 5885 5890 5895 5900 5905 5910 5915 5920 5925 5930 5935 5940 5945 5950 5955 5960 5965 5970 5975 5980 5985 5990 5995 6000 6005 6010 6015 6020 6025 6030 6035 6040 6045 6050 6055 6060 6065 6070 6075 6080 6085 6090 6095 6100 6105 6110 6115 6120 6125 6130 6135 6140 6145 6150 6155 6160 6165 6170 6175 6180 6185 6190 6195 6200 6205 6210 6215 6220 6225 6230 6235 6240 6245 6250 6255 6260 6265 6270 6275 6280 6285 6290 6295 6300 6305 6310 6315 6320 6325 6330 6335 6340 6345 6350 6355 6360 6365 6370 6375 6380 6385 6390 6395 6400 6405 6410 6415 6420 6425 6430 6435 6440 6445 6450 6455 6460 6465 6470 6475 6480 6485 6490 6495 6500 6505 6510 6515 6520 6525 6530 6535 6540 6545 6550 6555 6560 6565 6570 6575 6580 6585 6590 6595 6600 6605 6610 6615 6620 6625 6630 6635 6640 6645 6650 6655 6660 6665 6670 6675 6680 6685 6690 6695 6700 6705 6710 6715 6720 6725 6730 6735 6740 6745 6750 6755 6760 6765 6770 6775 6780 6785 6790 6795 6800 6805 6810 6815 6820 6825 6830 6835 6840 6845 6850 6855 6860 6865 6870 6875 6880 6885 6890 6895 6900 6905 6910 6915 6920 6925 6930 6935 6940 6945 6950 6955 6960 6965 6970 6975 6980 6985 6990 6995 7000 7005 7010 7015 7020 7025 7030 7035 7040 7045 7050 7055 7060 7065 7070 7075 7080 7085 7090 7095 7100 7105 7110 7115 7120 7125 7130 7135 7140 7145 7150 7155 7160 7165 7170 7175 7180 7185 7190 7195 7200 7205 7210 7215 7220 7225 7230 7235 7240 7245 7250 7255 7260 7265 7270 7275 7280 7285 7290 7295 7300 7305 7310 7315 7320 7325 7330 7335 7340 7345 7350 7355 7360 7365 7370 7375 7380 7385 7390 7395 7400 7405 7410 7415 7420 7425 7430 7435 7440 7445 7450 7455 7460 7465 7470 7475 7480 7485 7490 7495 7500 7505 7510 7515 7520 7525 7530 7535 7540 7545 7550 7555 7560 7565 7570 7575 7580 7585 7590 7595 7600 7605 7610 7615 7620 7625 7630 7635 7640 7645 7650 7655 7660 7665 7670 7675 7680 7685 7690 7695 7700 7705 7710 7715 7720 7725 7730 7735 7740 7745 7750 7755 7760 7765 7770 7775 7780 7785 7790 7795 7800 7805 7810 7815 7820 7825 7830 7835 7840 7845 7850 7855 7860 7865 7870 7875 7880 7885 7890 7895 7900 7905 7910 7915 7920 7925 7930 7935 7940 7945 7950 7955 7960 7965 7970 7975 7980 7985 7990 7995 8000 8005 8010 8015 8020 8025 8030 8035 8040 8045 8050 8055 8060 8065 8070 8075 8080 8085 8090 8095 8100 8105 8110 8115 8120 8125 8130 8135 8140 8145 8150 8155 8160 8165 8170 8175 8180 8185 8190 8195 8200 8205 8210 8215 8220 8225 8230 8235 8240 8245 8250 8255 8260 8265 8270 8275 8280 8285 8290 8295 8300 8305 8310 8315 8320 8325 8330 8335 8340 8345 8350 8355 8360 8365 8370 8375 8380 8385 8390 8395 8400 8405 8410 8415 8420 8425 8430 8435 8440 8445 8450 8455 8460 8465 8470 8475 8480 8485 8490 8495 8500 8505 8510 8515 8520 8525 8530 8535 8540 8545 8550 8555 8560 8565 8570 8575 8580 8585 8590 8595 8600 8605 8610 8615 8620 8625 8630 8635 8640 8645 8650 8655 8660 8665 8670 8675 8680 8685 8690 8695 8700 8705 8710 8715 8720 8725 8730 8735 8740 8745 8750 8755 8760 8765 8770 8775 8780 8785 8790 8795 8800 8805 8810 8815 8820 8825 8830 8835 8840 8845 8850 8855 8860 8865 8870 8875 8880 8885 8890 8895 8900 8905 8910 8915 8920 8925 8930 8935 8940 8945 8950 8955 8960 8965 8970 8975 8980 8985 8990 8995 9000 9005 9010 9015 9020 9025 9030 9035 9040 9045 9050 9055 9060 9065 9070 9075 9080 9085 9090 9095 9100 9105 9110 9115 9120 9125 9130 9135 9140 9145 9150 9155 9160 9165 9170 9175 9180 9185 9190 9195 9200 9205 9210 9215 9220 9225 9230 9235 9240 9245 9250 9255 9260 9265 9270 9275 9280 9285 9290 9295 9300 9305 9310 9315 9320 9325 9330 9335 9340 9345 9350 9355 9360 9365 9370 9375 9380 9385 9390 9395 9400 9405 9410 9415 9420 9425 9430 9435 9440 9445 9450 9455 9460 9465 9470 9475 9480 9485 9490 9495 9500 9505 9510 9515 9520 9525 9530 9535 9540 9545 9550 9555 9560 9565 9570 9575 9580 9585 9590 9595 9600 9605 9610 9615 9620 9625 9630 9635 9640 9645 9650 9655 9660 9665 9670 9675 9680 9685 9690 9695 9700 9705 9710 9715 9720 9725 9730 9735 9740 9745 9750 9755 9760 9765 9770 9775 9780 9785 9790 9795 9800 9805 9810 9815 9820 9825 9830 9835 9840 9845 9850 9855 9860 9865 9870 9875 9880 9885 9890 9895 9900 9905 9910 9915 9920 9925 9930 9935 9940 9945 9950 9955 9960 9965 9970 9975 9980 9985 9990 9995 10000 10005 10010 10015 10020 10025 10030 10035 10040 10045 10050 10055 10060 10065 10070 10075 10080 10085 10090 10095 10100 10105 10110 10115 10120 10125 10130 10135 10140 10145 10150 10155 10160 10165 10170 10175 10180 10185 10190 10195 10200 10205 10210 10215 10220 10225 10230 10235 10240 10245 10250 10255 10260 10265 10270 10275 10280 10285 10290 10295 10300 10305 10310 10315 10320 10325 10330 10335 10340 10345 10350 10355 10360 10365 10370 10375 10380 10385 10390 10395 10400 10405

from the external voltage charge line and allowed to drift. From the figure, in  $\approx 27$  seconds, the output current changed by 24 nA. This corresponds to an effective change in capacitor voltage of  $\Delta V=0.14$  Volts. Correspondingly, we have a voltage drift rate of  $\Delta V/\Delta t=5$  mV/s. This implies that with a 12 bit D/A converter operating at  $\approx 5$  kHz, we should observe negligible effect on the accuracy of the encoder from charge decay.

A further concern with analog computing is the effect of process variation on the computational stability of the VQ encoder. In FIG. 8, a statistical representation of the variation of the maximum current (i.e. the peak current) across 18 cells in the array is shown. For the given operating conditions, we have a mean  $I_{max} \approx 31.4$  nA with a standard deviation of 3.5 nA. The range on  $I_{max}$  across the cells was (27.2, 37.8) nA. The concern posed is the following: does the combination of process variation and exponential sensitivity on the part of the computational cell lead to classification problems? It turns out that there is really no problem. Consider a VAP processor of dimensionality M. This defines a real positive valued M dimensional state space for the system. Codebook vectors are points in this space. The question to ask now, is how close can two points be in this state space be to be resolved individually in view of the impact on  $I_{max}$  caused by process variations? The worst case scenario is for  $M=1$ , as seen in FIG. 9. In this figure, we are given two very closely space patterns  $C^{(m)}$  and  $C^{(n)}$  such that

$$C^{(m)} = C^{(n)} + \delta \quad (8)$$

Furthermore, lets assume that an input vector  $x$  is very close to  $C^{(m)}$ , i.e.

$$x = C^{(m)} \quad (9)$$

then we can experimentally guarantee that the correct classification, i.e. that the following relationship holds

$$f(x, C^{(m)}) > f(x, C^{(n)}) \quad (10)$$

provided that  $\delta \geq 0.1$  Volt. This defines a bubble around each codebook vector in the state space seen in FIG. 10. On a coding range of [1, 7] Volts, this implies that we can load at most 60 distinct patterns in our one dimensional case. For the case  $M \geq 2$ , the same relationship holds in all dimensions. This means that for an M dimensional state space, there can be at most  $60^M$  distinct resolvable states. For our 16 dimensional vector quantization problem, this implies that loading is complete after  $10^{28}$  vectors.

A VLSI based analog chip capable of performing this vector quantization algorithm has been fabricated. This chip was designed as the Jet Propulsion Laboratory and fabricated through the MOSIS facilities in a 2  $\mu$ m feature size process. Each chip was designed to be programmable (that is one can download a new set of codewords at will) and cascadable (so that libraries of several hundred/thousands of codewords may be stored. The chip is based on a capacitor refresh scheme, and consists of an address/data de-multiplexer, row and column address decoders, capacitor refresh circuitry, 16 analog input lines, winner select output lines, computational cells, and a WTA module. The WTA module is an adaptation of Lazzaro's Winner-Take-All analog network. The cells on the test chip are arranged in a 16x256 cross-bar matrix so that each of the N=256 columns are dedicated to the storage of a codebook patterns. Each column comprises M=16 cells, each of which performs the basic computation of  $t$ , the sum-squared disparity measurement.

For performance comparison, we have been able to compress a 512x512 pixel image in 0.5 seconds using a 256

element codebook and 16 element kernels. The same compression done in software on a SparcStation 2 was on the order of 200 seconds. This speed-up of 400 times was performed by a single VLSI chip at a fraction of the power (typically mW) and cost.

While the invention has been described by specific reference to preferred embodiments thereof, it is understood that variations and modifications thereof may be made without departing from the true spirit and scope of the invention. For instance, even though the foregoing discussion concentrated on the parallel implementation of the vector quantization algorithm for image compression, it would be equally applicable to any type of data compression where some amount of data loss is acceptable.

What is claimed is:

1. A parallel analog processor for data compression, comprising:

(a) an array of processor cells having N columns and M rows, each of said processor cells comprising,  
 (a1) an input for inputting one of M components making up an input vector,  
 (a2) memory means for providing one of M components making up one of N codebook vectors, and,  
 (a3) processor means connected to the input and memory means for comparing an input vector component to a codebook vector component, and for outputting from an output of the processor cell a signal representative of the closeness between the compared vector components, and wherein,  
 (a4) the inputs of each row of processor cells are connected together;

(b) combination means for combining the signal output from each processor cell in each column of M processor cells and for outputting a combined signal for each column of processor cells; and,

(c) closeness determination means for determining which codebook vector is closest to the input vector from the combined signals output by the combination means, and for outputting a codebook vector index indicating which of the N codebook vectors was the closest to the input vector.

2. The parallel analog processor of claim 1, further comprising:

(a) array address generator means for outputting a series of array addresses wherein the series is made up of the array addresses of every processor cell in the array listed only once, and wherein the series is constantly repeated;

(b) library means for storing the value of each codebook vector component for the N codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component, and for outputting the value of the codebook vector component corresponding to each array address received from the array address generator means;

(c) column and row decoder means for exclusively accessing the processor cell residing at an array address received from the array address generator means; and,

(d) access means disposed in each processor cell for allowing the processor cell to be accessed by the column and row decoder means to cause a value of a codebook vector component received from the library means to be impressed on the memory means.

3. The parallel analog processor of claim 2, wherein the library means for storing the value of each codebook vector component for the N codebook vectors and a corresponding

## 11

array address of the processor cell associated with a particular codebook vector component, further comprises:

means for storing a plurality of N codebook vector sets wherein a particular set of N codebook vectors whose associated components values are to be outputted is capable of being selected in one of two ways, (i) by a user, and (ii) automatically in accordance with a predetermined selection criteria. 5

4. The parallel analog processor of claim 1, wherein:

(a) each component of the input vector represents an 10 intensity of a pixel of an image to be compressed, and wherein the input vector comprises a grouping of said pixels; and,

(b) each codebook vector component represents a pre- 15 determined pixel intensity.

5. The parallel analog processor of claim 4, wherein values of the components of the input vector and codebook vector represent pixel intensity via a voltage level proportional to the pixel intensity, and wherein the memory means comprises: 20

a capacitor for storing a voltage level representing the 25 pixel intensity of the codebook vector component associated with the processor cell.

6. The parallel analog processor of claim 5, wherein the processor means comprises a distance metric operation 25 circuit means for computing the degree of similarity between two voltages and outputting a current that becomes relatively large whenever the two voltages are very close together and substantially falls off the more dissimilar the two voltages are from each other. 30

7. The parallel analog processor of claim 6, wherein the individual outputs of each processor cell in each column of processor cells are connected to a single output line to form the combination means. 35

8. The parallel analog processor of claim 7, wherein the 35 closeness determination means comprises a winner-take-all circuit.

9. A method of data compression employing a parallel analog processor having an array of processor cells with N columns and M rows, comprising the steps of: 40

(a) inputting a series of input vectors wherein each input vector in the series is simultaneously input into each column of the array of processor cells in a pre-determined sequential order, said input vectors having M components, ones of which are input into ones of the M 45 processor cells making up a column of the array;

(b) providing, via memory means disposed in each processor cell, ones of M components of a codebook vector to ones of the processor cells making up a column of the array, and providing a different such codebook vector to each of the N columns of the array; 50

(c) simultaneously comparing the components of each input vector, whenever inputted, to corresponding components of each codebook vector in the respective columns of the array, via processor means disposed in each processor cell, and outputting a signal representative of the closeness between the compared vector components; 55

(d) combining the signal output from each processor cell in each column of the array via combination means and outputting a combined signal for each column of the array; and,

(e) determining which codebook vector is closest to an input vector from the combined signals output by the 65 combination means via closeness determination means, and outputting a codebook vector index indicating

## 12

which of the N codebook vectors was the closest to the input vector for each input vector input into the array.

10. The method of claim 9, further comprising the steps of:

(a) outputting a series of array addresses via an array address generator means wherein the series is made up of the array addresses of every processor cell in the array listed only once, and wherein the series is constantly repeated;

(b) storing the value of each codebook vector component for the N codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component via library means, and outputting the value of the codebook vector component corresponding to each array address received from the array address generator means;

(c) exclusively accessing the processor cell residing at an array address received from the array address generator means via column and row decoder means; and,

(d) allowing the processor cell to be accessed by the column and row decoder means via access means disposed in each processor cell to cause a value of a codebook vector component received from the library means to be impressed on the memory means.

11. The method of claim 10 wherein the step of storing the value of each codebook vector component for the N codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component via library means, further comprising the step of:

storing a plurality of N codebook vector sets wherein a particular set of N codebook vectors whose associated components values are to be outputted is capable of being selected in one of two ways, (i) by a user, and (ii) automatically in accordance with a predetermined selection criteria.

12. The method of claim 9, wherein:

(a) each input, vector represents a non-overlapped grouping of pixels of an image to be compressed, and each component of the input vector represents an intensity of a particular pixel in the grouping; and,

(b) each component of each codebook vector represents a pre-determined pixel intensity.

13. An apparatus for data compression employing a parallel analog processor, the apparatus comprising:

(a) an array of processor cells with N columns and M rows;

(b) input means for inputting a series of input vectors wherein each input vector in the series is simultaneously input into each column of the array of processor cells in a pre-determined sequential order, said input vectors having M components, ones of which are input into ones of M processor cells making up a column of the array;

(c) memory means disposed in each processor cell for providing ones of M components of a codebook vector to ones of the processor cells making up a column of the array, and wherein a different such codebook vector is provided to each of the N columns of the array;

(d) processor means disposed in each processor cell for simultaneously comparing the components of each input vector, whenever inputted, to corresponding components of each codebook vector in the respective columns of the array, and for outputting a signal representative of the closeness between the compared vector components;

**13**

- (e) combination means for combining the signal output from each processor cell in each column of the array and for outputting a combined signal for each column of the array; and,
- (f) closeness determination means for determining which codebook vector is closest to an input vector from the combined signals output by the combination means, and for outputting a codebook vector index indicating which of the N codebook vectors was the closest to the input vector for each input vector input into the array.

14. The apparatus in accordance with claim 13, further comprising:

- (a) array address generator means for outputting a series of array addresses wherein the series is made up of the array addresses of every processor cell in the array listed only once, and wherein the series is constantly repeated;
- (b) library means for storing the value of each codebook vector component for the N codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component, and for outputting the value of the codebook vector component corresponding to each array address received from the array address generator means;
- (c) column and row decoder means for exclusively accessing the processor cell residing at an array address received from the array address generator means; and,
- (d) access means disposed in each processor cell for allowing the processor cell to be accessed by the column and row decoder means to cause a value of a codebook vector component received from the library means to be impressed on the memory means.

15. The apparatus in accordance with claim 14, wherein the library means for storing the value of each codebook vector component for the N codebook vectors and a corresponding array address of the processor cell associated with a particular codebook vector component, further comprises:

**14**

means for storing a plurality of N codebook vector sets wherein a particular set of N codebook vectors whose associated components values are to be outputted is capable of being selected in one of two ways, (i) by a user, and (ii) automatically in accordance with a pre-determined selection criteria.

16. The apparatus in accordance with claim 13, wherein:

- (a) each input vector represents a non-overlapped grouping of pixels of an image to be compressed, and each component of the input vector represents an intensity of a particular pixel in the grouping; and,

- (b) each component of each codebook vector represents a pre-determined pixel intensity.

17. The apparatus in accordance with claim 16, wherein values of the components of the input vector and codebook vector represent pixel intensity via a voltage level proportional to the pixel intensity, and wherein the memory means comprises:

- 20 a capacitor for storing a voltage level representing the pixel intensity of the codebook vector component associated with the processor cell.

18. The apparatus in accordance with claim 17, wherein the processor means comprises a distance metric operation circuit means for computing the degree of similarity between two voltages and outputting a current that becomes relatively large whenever the two voltages are very close together and substantially falls off the more dissimilar the two voltages are from each other.

19. The apparatus in accordance with claim 18, wherein the individual outputs of each processor cell in each column of processor cells are connected to a single output line to form the combination means.

20. The apparatus in accordance with claim 19, wherein the closeness determination means comprises a winner-take-all circuit.

\* \* \* \* \*